


Sequential Circuit Analysis

(ex)



- ◆ (output equation):
 $y = xAB'$
- ◆ Flip-flop (FF input equation): flip-flop
 $R_A = xB'$, $S_A = x' B$
 $R_B = x' A$, $S_B = xA'$

Sequential Circuit Analysis

- ◆ (state equation) : FF state transition

RS flip-flop

$$Q(t+1) = S + R' Q$$

$$A(t+1) = S_A + R_A' A(t) = x' B + (xB)' A = x' B + (x' + B)A = x' B + x' A + AB$$

$$B(t+1) = S_B + R_B' B(t) = xA' + (x' A)' B = xA' + (x + A')B = xA' + xB + A' B$$



- ◆ (state table):

A	B	x	A	B	Y
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			


		x=0		x=1	
		A	B	A	B
A	B	y		y	
0	0				
0	1				
1	0				
1	1				

Sequential Circuit Analysis

- ◆ (state diagram)



Sequential Circuit Analysis




- ◆ FF input equation : $J_A = B$, $K_A = X B$, $J_B = X$, $K_B = X \oplus A$
- ◆ State equation
 - JK FF : $Q(t+1) = JQ' + KQ$
 - $A(t+1) = BA' + (X B)' A = BA' + XA + B' A = A \oplus B + XA$
 - $B(t+1) = X' B' + (X \oplus A)' B = X' B' + (X \oplus A)' B = X' B' + (X \oplus A) B$

Sequential Circuit Analysis


◆ State table

A	B	x	A	B
0	0	0	0	1
0	0	1	0	0
0	1	0	1	1
0	1	1	1	0
1	0	0	1	1
1	0	1	1	0
1	1	0	0	0
1	1	1	1	1

◆ State diagram



Sequential Circuit Analysis




- ◆ output equation : $y = X \oplus A \oplus B$
- ◆ FF input equation : $J_A = B$, $K_A = B'$, $J_B = X \oplus A$, $K_B = X \oplus A$
- ◆ State equation
 - JK FF : $Q(t+1) = JQ' + KQ$
 - $A(t+1) = BA' + BA = B$
 - $B(t+1) = (X \oplus A)B + (X \oplus A)'B = (X \oplus A) \oplus B = (X \oplus A)' \oplus B = (X \oplus A \oplus B)'$

Sequential Circuit Analysis


◆ State table

A	B	x	A	B	Y
0	0	0	0	1	0
0	0	1	0	0	1
0	1	0	1	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	0	1	0
1	1	0	1	1	0
1	1	1	1	0	1


◆ State diagram




Sequential Circuit Analysis




Sequential Circuit Analysis



Sequential Circuit Analysis



Sequential Circuit Analysis



- ◆ $Y = (X' + A)B = X' B + AB$
- ◆ Flip-flop $J = K = X' B$,
 $D = X' AB' + XA' + A' B$

- JK FF $Q(t+1) = JQ' + K' Q$
D FF $Q(t+1) = D$


- ◆ $A(t+1) = JA' + K' A = X' BA' + (X' B)' A$
 $= X' BA' + (X + B') A = X' BA' + XA + B' A$
- ◆ $B(t+1) = D = X' AB' + XA' + A' B$

	Bx			
A	00	01	11	10
0				1
1	1	1	1	

Sequential Circuit Analysis




	x=0		x=1	
A B	A B	A B	y	y
0 0	0 0	0 1	0	0
0 1	1 1	0 1	1	0
1 0	1 1	1 0	0	0
1 1	0 0	1 0	1	1



State Reduction

- ◆ : FF
- ◆ :
- ◆



	x=0	x=1	x=0	x=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	g	f	0	1
g	a	f	0	1

State Reduction

	x=0	x=1	x=0	x=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	g	f	0	1
g	a	f	0	1

a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	e	f	0	1


	x=0	x=1	x=0	x=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	e	f	0	1

a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	d	0	1
e	a	d	0	1

State Reduction

◆ : 2 가 5

	x=0	x=1	x=0	x=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	d	0	1
e	a	d	0	1



State Assignment

◆ 가 5 2 3bit

◆ (1)
a=001, b=010, c=011, d=100, e=101

	x=0	x=1	x=0	x=1
001	001	010	0	0
010	011	100	0	0
011	001	100	0	0
100	101	100	0	1
101	001	100	0	1

◆ (2)
a=000, b=010, c=011, d=101, e=111

	x=0	x=1	x=0	x=1
000	000	010	0	0
010	011	101	0	0
011	000	101	0	0
101	111	101	0	1
111	000	101	0	1


◆ 가

Sequential Circuit Design

□ Design Procedure

- (1) - state diagram
- (2) state table
- (3) state reduction
- (4) 가 2
- (5) Flip-flop
- (6) Flip-flop type
- (7) state table excitation table output table
- (8) output equation FF input equation
- (9) gate diagram
- (10) design verification

Example of Sequential Circuit Design



	x=0	x=1
a	a	b
b	c	b
c	c	d
d	d	a

가 가
가 가

2

a=00, b=01, c=10, d=11

	x=0	x=1
00	00	01
01	10	01
10	10	11
11	11	00

Example of Sequential Circuit Design

FF

- 4
- FF

,
2 FF
A, B

	x=0	x=1
A B	A B	A B
0 0	0 0	0 1
0 1	1 0	0 1
1 0	1 0	1 1
1 1	1 1	0 0

Flip-flop type

- JK FF

•

			FF			
A	B	x	A	B	J _A K _A	J _B K _B
0	0	0				
0	0	1				
0	1	0				
0	1	1				
1	0	0				
1	0	1				
1	1	0				
1	1	1				

Example of Sequential Circuit Design

flip-flop

Bx \ A	00	01	11	10
0				
1				

$J_A =$

Bx \ A	00	01	11	10
0				
1				


$K_A =$

Bx \ A	00	01	11	10
0				
1				


$J_B =$

Bx \ A	00	01	11	10
0				
1				

$K_B =$



Sequential Circuit Design



			FF										
A	B	C	x	A	B	C	R _A	S _A	R _B	S _B	R _C	S _C	y
0	0	1	0	0	0	1	X	0	X	0	0	X	0
0	0	1	1	0	1	0	X	0	0	1	1	0	0
0	1	0	0	0	1	1	X	0	0	X	0	1	0
0	1	0	1	1	0	0	0	1	1	0	X	0	0
0	1	1	0	0	0	1	X	0	1	0	0	X	0
0	1	1	1	1	0	0	0	1	1	0	1	0	0
1	0	0	0	1	0	1	0	X	X	0	0	1	0
1	0	0	1	1	0	0	0	X	X	0	X	0	1
1	0	1	0	0	0	1	1	0	X	0	0	X	0
1	0	1	1	1	0	0	0	X	X	0	1	0	1



: 000, 110, 111

Sequential Circuit Design

		Cx			
AB		00	01	11	10
00		X	X		
01					
11		X	X	X	X
10					

$R_A =$

		Cx			
AB		00	01	11	10
00		X	X		
01					
11		X	X	X	X
10					

$R_B =$

		Cx			
AB		00	01	11	10
00		X	X		
01					
11		X	X	X	X
10					

$R_C =$

		Cx			
AB		00	01	11	10
00		X	X		
01					
11		X	X	X	X
10					

$Y =$

		Cx			
AB		00	01	11	10
00		X	X		
01					
11		X	X	X	X
10					

$S_A =$


		Cx			
AB		00	01	11	10
00		X	X		
01					
11		X	X	X	X
10					

$R_B =$


		Cx			
AB		00	01	11	10
00		X	X		
01					
11		X	X	X	X
10					

$R_C =$

Sequential Circuit Design



Sequential Circuit Design



		FF						
A	B	x	A	B	J _A	K _A	J _B	K _B
0	0	0	0	1	0	X	1	X
0	0	1	0	0	0	X	0	X
0	1	0	0	1	0	X	X	0
0	1	1	1	1	1	X	X	0
1	0	0	1	0	X	1	0	X
1	0	1	0	0	X	1	0	X
1	1	0	1	0	X	0	X	1
1	1	1	1	1	X	0	X	0

Sequential Circuit Design

	Bx			
A	00	01	11	10
0				
1				

$$J_A = BX$$

	Bx			
A	00	01	11	10
0				
1				

$$K_A = B'$$

	Bx			
A	00	01	11	10
0				
1				

$$J_B = A' X$$

	Bx			
A	00	01	11	10
0				
1				

$$K_B = AX'$$

