

# 6 Sequential Logic Circuit

---

6.1

6.2 Flip-Flop

6.3 Flip-Flop Triggering

6.4 Clocked Sequential Circuit Analysis

6.5 State reduction and state assignment

6.6 Flip-Flop


6.7 Design procedure

6.8 Counter design

6.9

# Sequential Logic Circuit (順序論理回路)

- ◆  $Y = f(X, Y)$  :  $Y$  가 feedback
- ◆  $Y$  가 feedback



- ◆ Synchronous sequential logic circuit (同期式順序回路)
  - $Y = f(X, Y)$  가
- ◆ Asynchronous sequential logic circuit (非同同期式順序回路)
  - $Y = f(X, Y)$  가


# Flip-Flop

---



- ◆
- ◆ 1 bit

binary cell

(1) RS flip-flop



(gate diagram)



# RS Flip-Flop

(characteristic table)

R	S	Q(t+1)
0	0	
0	1	
1	0	
1	1	

(characteristic equation)

		SQ			
		00	01	11	10
R	0				
	1				

Q(t+1)=



(excitation table)

R	S	Q(t)	Q(t+1)
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

Q(t)	Q(t+1)	R	S
0	0		
0	1		
1	0		
1	1		

# Clocked RS Flip-Flop

- ◆ (CP) 가
  - CP=0 Q, Q' ( No change !! )
  - CP=1 Q R, S





# JK Flip-Flop



---

(2) JK flip-flop

◆ RS flip-flop



(gate diagram)



# JK Flip-Flop

(characteristic table)

J	K	Q(t+1)
0	0	
0	1	
1	0	
1	1	

J	K	Q(t)	Q(t+1)
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

(characteristic equation)

J \ KQ	KQ			
	00	01	11	10
0				
1				





$$Q(t+1) =$$

(excitation table)

Q(t)	Q(t+1)	J	K
0	0		
0	1		
1	0		
1	1		

# Clocked JK Flip-Flop


- ◆ (CP) 가
  - CP=0 Q, Q' ( No change !! )
  - CP=1 Q J, K





# Clocked JK Flip-Flop

---



- CP=J=K=1      Q, Q'
- ┌ CP                      < FF                      ┘



- - Master-slave flip-flop
  - Edge-triggered flip-flop

# T Flip-Flop



---

(3) T flip-flop

◆ JK flip-flop J,K



(gate diagram)



# T Flip-Flop

---

(characteristic table)

T	Q(t+1)
0	
1	

(characteristic equation)

	Q	
T \	0	1
0		
1		

$$Q(t+1) =$$





(excitation table)

T	Q(t)	Q(t+1)
0	0	
0	1	
1	0	
1	1	

Q(t)	Q(t+1)	T
0	0	
0	1	
1	0	
1	1	


# Clocked T Flip-Flop

- ◆ (CP) 가
  - CP=0 Q, Q' ( No change !! )
  - CP=1 Q J, K



# Clocked T Flip-Flop

---



- CP=T=1 Q, Q'  
┌ CP ────┐ < FF ────┐

- - Master-slave flip-flop
  - Edge-triggered flip-flop



# D Flip-Flop

---



(4) D flip-flop

◆ RS flip-flop R,S

가



(gate diagram)



# D Flip-Flop

---

(characteristic table)

D	Q(t+1)
0	
1	

(characteristic equation)

D \ Q	0	1
0		
1		

$$Q(t+1) =$$





(excitation table)

D	Q(t)	Q(t+1)
0	0	
0	1	
1	0	
1	1	

Q(t)	Q(t+1)	D
0	0	
0	1	
1	0	
1	1	

# Clocked D Flip-Flop

- ◆ (CP) 가
  - CP=0 Q, Q' ( No change !! )
  - CP=1 Q D






# Flip-Flop Triggering


---

- ◆ Triggering : 가 FF
  - Level triggering : 0 1 FF
  - Edge triggering : positive edge negative edge FF


- ◆ Positive edge and negative edge



- ◆ Positive edge triggered RS FF





- ◆ Negative edge triggered RS FF




# Master-Slave Flip-Flop

- CP가 0 1 master flip-flop  
R, S Y, Y' 가
- CP가 1 0 slave flip-flop  
Y, Y' Q, Q' 가
- , CP negative edge Q가



# Clocked Master-Slave JK Flip-Flop


- Master flip-flop : NAND gate 1, 2, 3, 4  
 Slave filp-flop : NAND gate 5, 6, 7, 8
- CP가 0 1 master flip-flop , J, K Y, Y' 가
- CP가 1 0 slave filp-flop , Y, Y' Q, Q' 가
- , CP negative edge Q가



# Edge-Triggered Flip-Flop

◆ edge FF 가 FF



- Positive edge triggered D FF
  - ◆ Negative edge, level-0, level-1  
positive edge D
  - ◆ 3 RS FF



S	R	S	R	Q
0	0	1	1	
0	1	1	0	
1	0	0	1	
1	1	0	0	

# Edge-Triggered D Flip-Flop

□ CP=0





- CP=0      R=S=0
- setup time
  - 가      가      D
  - D      NAND4      NAND1
  - , NAND4      NAND1

(      )

, NAND4      NAND1

# Edge-Triggered D Flip-Flop

□ CP=1



• CP=1 && D=0    S=0, R=1    Q=0

• CP=1 && D=1    S=1, R=0    Q=1

• hold time


- positive edge가 가 , D
- , NAND3 : D
- R 0

NAND1, NAND4

# Direct Input

◆ CP

- preset or set : 1
- reset or clear : 0



FF

clear	preset	CP	J	K	Q	Q'
0	1	X	X	X	0	1
1	0	X	X	X	1	0
1	1		0	0	No change	
1	1		0	1	0	1
1	1		1	0	1	0
1	1		1	1	Toggle	