

MSI & PLD


- MSI (Medium Scale Integrate Circuit)

- ◆ gate
- ◆ adder, subtractor, comparator, decoder, encoder, multiplexer, demultiplexer, ROM, PLA


- PLD (programmable logic device)

- ◆ 가 fuse() array IC
- ◆ AND - OR array sum of product
- ◆ fuse가 , fuse
- ◆ PLD AND-OR array fuse PROM, PLA, PAL

ROM(Read Only Memory)




□ 8 x 4 ROM




□ $2^K \times n$ ROM

$K \times 2^K$ decoder, 2^K -
K address line, 2^K words, OR gate word n bits

8x4 ROM Structure




32x3 ROM Structure




8x4 ROM Programming

	D_3	D_2	D_1	D_0
0	1	1	1	1
1	0	0	0	0
2	0	0	1	1
3	1	1	0	0
4	1	0	0	1
5	0	1	1	0
6	0	1	1	1
7	1	0	0	0



8x4 ROM Programming

	D ₃	D ₂	D ₁	D ₀
0	1	1	1	1
1	0	0	0	0
2	0	0	1	1
3	1	1	0	0
4	1	0	0	1
5	0	1	1	0
6	0	1	1	1
7	1	0	0	0




ROM

(ex) $F(A,B) = \sum(1,2,3)$


$G(A,B) = \sum(0,2)$

A	B	F	G
0	0	0	1
0	1	1	0
1	0	1	1
1	1	1	0

ROM with AND-OR



ROM with AND-OR-NOT



ROM

□ : 3bit , :

A ₂	A ₁	A ₀	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	
0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1	1
0	1	0	0	0	0	1	0	0	4
0	1	1	0	0	1	0	0	1	9
1	0	0	0	1	0	0	0	0	16
1	0	1	0	1	1	0	0	1	25
1	1	0	1	0	0	1	0	0	36
1	1	1	1	1	0	0	0	1	49




A ₂	A ₁	A ₀	F ₁	F ₂	F ₃	F ₄
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	1
0	1	1	0	0	1	0
1	0	0	0	1	0	0
1	0	1	0	1	1	0
1	1	0	1	0	0	1
1	1	1	1	1	0	0

8x4 ROM

- B₁ = 0, B₀ = A₀
- ROM : 3 , 4
(8x4 ROM)

ROM



ROM

□ ROM

◆ ROM

- fuse (mask programming)
-
- 가

◆ PROM (Programmable Read-Only Memory)

- fuse가
- PROM fuse 가
- 가

◆ EPROM (Erasable Programmable Read-Only Memory)

-
- 가

◆ EEPROM (Electrically Erasable Programmable Read-Only Memory)


- 가
- 가

PLD(Programmable Logic Device)


□ PLD (programmable logic device)

- ◆ 가 fuse() array IC
- ◆ AND - OR array sum of product
- ◆ PLD fuse가 fuse
- ◆ PLD AND-OR array fuse PROM, PLA, PAL


PROM



PAL




PLA



PLA

□ PLA with 5 inputs, 7 product terms, 3 outputs



PLA


(ex) $F_1(A,B,C) = \Sigma(4,5,7)$, $F_2(A,B,C) = \Sigma(3,5,7)$

A \ BC	00	01	11	10
0				
1	1	1	1	

$$F_1 = AB' + AC$$

A \ BC	00	01	11	10
0			1	
1		1	1	

$$F_2 = AC + BC$$



PLA

(ex) $F_1(A,B,C) = \Sigma(0,1,2,4)$

$F_2(A,B,C) = \Sigma(0,5,6,7)$

		BC			
A		00	01	11	10
0		1	1	0	1
1		1	0	0	0

$F_1 = A'B + A'C + B'C$

$F_1' = AB + AC + BC$

		BC			
A		00	01	11	10
0		1	0	0	0
1		0	1	1	1

$F_2 = AB + AC + A'B'C$

$F_2' = A'C + A'B + AB'C$


- F_1, F_1', F_2, F_2' product term

$F_1' F_2$ 가

- PLA

Product term					
	A	B	C	F_1	F_2
1 AB	1	1	-	1	1
2 AC	1	-	1	1	1
3 BC	-	1	1	1	-
4 $A'B'C'$	0	0	0	-	1
				C	T

PLA



Product term						
		A	B	C	F ₁	F ₂
1	AB	1	1	-	1	1
2	AC	1	-	1	1	1
3	BC	-	1	1	1	-
4	A'B'C'	0	0	0	-	1
					C	T

ROM versus PLA


- ROMs are advantageous when
 - ◆ Design time is short
 - ◆ Need most or all input combinations (ex, code converter)
 - ◆ Little sharing of product terms
 - ◆ ROM problems
 - Size doubles for each additional input
 - Can't exploit don't care
- PLAs are advantageous when
 - ◆ Design tools allow logic minimization
 - ◆ Relatively unique minterms
 - ◆ Minterms are shared among output functions
 - ◆ PLA problems
 - Hard-wired fanins on OP plane

Programmable Array Logic(PAL)

- ❑ OR gate, 가 AND array
- ❑ 가 buffer inverter AND gate feedback
- ❑ PLA product term ,
- ❑ Cheaper and faster than PLA
- ❑ PLA and PAL

PLA	PAL
Programmable AND array	Programmable AND array
Programmable OR array	Fixed OR array
Sharing of AND term	No sharing of AND term

PAL



PAL

$$W(A,B,C,D) = \Sigma(2,12,13)$$

$$X(A,B,C,D) = \Sigma(7,8,9,10,11,12,13,14,15)$$

$$Y(A,B,C,D) = \Sigma(0,2,3,4,5,6,7,8,10,11,15)$$

$$Z(A,B,C,D) = \Sigma(1,2,8,12,13)$$

$$W = ABC' + A'B'CD'$$


$$X = A + BCD$$

$$Y = A'B + CD + B'D$$

$$\begin{aligned} Z &= ABC' + A'B'CD' + AC'D + A'B'CD \\ &= W + AC'D + A'B'CD \end{aligned}$$

	AND					
	A	B	C	D	W	
ABC' A'B'CD'	1 0 -	1 0 -	0 1 -	- 0 -	- - -	W = ABC' + A'B'CD'
A BCD	1 - -	- 1 -	- 1 -	- 1 -	- - -	X = A + BCD
A'B CD B'D'	0 - -	1 - 0	- 1 -	- 1 0	- - -	Y = A'B + CD + B'D'
W AC'D A'B'CD	- 1 0	- - 0	- 0 0	- 0 1	1 - -	Z = W + AC'D + A'B'CD

PAL



ROM/PLA/PAL

□ ROM

- ◆ Full AND plane, general OR plane
- ◆ Simple to design
- ◆ Can implement any function of n inputs

□ PLA

- ◆ Programmable AND and OR plane
- ◆ Complex to design
- ◆ Slow because of two programmable planes
- ◆ Can implement any function up to the number of product terms

□ PAL

- ◆ Programmable AND plane and fixed OR plane
- ◆ Moderate to design
- ◆ Fast because of one programmable plane that is smaller than ROM decoder
- ◆ Can implement any function limited by the number of AND or OR terms

