






Multiplexer(MUX) or Data Selector

-
- 4x1 multiplexer



Multiplexer


- 2x1 MUX : $Y = S_0' I_0 + S_0 I_1$
- 4x1 MUX : $Y = S_1' S_0' I_0 + S_1' S_0 I_1 + S_1 S_0' I_2 + S_1 S_0 I_3$
- 8x1 MUX : $Y = S_2' S_1' S_0' I_0 + S_2' S_1' S_0 I_1 + S_2' S_1 S_0' I_2 + S_2' S_1 S_0 I_3 + \dots$



Quadruple 2-to-1 Line Multiplexer




4bit A, B




E	S	Y
1	X	all 0
0	0	A
0	1	B

4bit



4x1 Multiplexer with Transmission Gate



		ON
S0	0	0,2
S0	1	1,3
S1	0	4
S1	1	5



S1 S0	0 0	0 1	1 0	1 1
1 st level	0,2	1,3	0,2	1,3
2 nd level	4	4	5	5
Y	D0	D1	D2	D3

8x1 Multiplexer with Transmission Gate

8x1 MUX

Cascading Multiplexer

- Large multiplexers can be formed from smaller ones



Multiplexer

Bool

$$() F(A,B,C) = \sum(1,3,5,6)$$


minterm	A	B	C	F
m_0	0	0	0	0
m_1	0	0	1	1
m_2	0	1	0	0
m_3	0	1	1	1
m_4	1	0	0	0
m_5	1	0	1	1
m_6	1	1	0	1
m_7	1	1	1	0

- B,C
 - if BC=00 then F=0
 - if BC=01 then F=1
 - if BC=10 then F=A
 - if BC=11 then F=A'

BC	00	01	10	11
	I_0	I_1	I_2	I_3
A'	0		2	
A	4			7
	0	1	A	A'

A=0
A=1

$$I_0=0, I_1=1, I_2=A, I_3=A'$$



Multiplexer


Bool

$$() F(A,B,C,D) = \sum(1,3,4,11,12,13,14,15)$$

A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

A,B,C

	ABC	000	001	010	011	100	101	110	111
		I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇
D=0	D'	0	2	4	6	8	10	12	14
D=1	D	1	3	5	7	9	11	13	15




Demultiplexer(DMUX)


□

2^n

□




S_1	S_0	D_0	D_1	D_2	D_3
0	0	I	0	0	0
0	1	0	I	0	0
1	0	0	0	I	0
1	1	0	0	0	I



Demultiplexers as General-Purpose Logic

- A 1×2^n DMUX can implement any function of n variables
 - ◆ Apply the variables as select inputs
 - ◆ Tie the enable input to a logic “1”
 - ◆ Sum the appropriate minterms
- DMUX decodes appropriate minterms from the control signals
- Decoder with enable is identical to DMUX




Demultiplexers as General-Purpose Logic

□ Examples

$$F_1 = A' BC D + A' B CD + ABCD$$

$$F_2 = ABC' D + ABC$$

$$F_3 = A' + B' + C + D'$$



Cascading DMUX

□ 5x32 DMUX

- ◆ one 2x4 DMUX
- ◆ four 3x8 DMUX

