

Integrated Circuits



◆ SSI(Small Scale IC)

10 / ()

◆ MSI(Medium Scale IC)

/ (,)

◆ LSI(Large Scale IC)

/ (ALU)

◆ VLSI(Very Large Scale IC)










- / (CPU, Memory)

◆ ULSI(Ultra Large Scale IC)

- / ()

◆ GSI(Giant Large Scale IC)

Commonly used 7400-Series SSI ICs



Positive Logic and Negative Logic

Positive logic



Negative logic



Positive logic AND

X	Y	F
0	0	0
0	1	0
1	0	0
1	1	1

Positive logic OR

X	Y	F
0	0	0
0	1	1
1	0	1
1	1	1

Negative logic AND

X	Y	F
0	0	0
0	1	1
1	0	1
1	1	1

Negative logic OR

X	Y	F
0	0	0
0	1	0
1	0	0
1	1	1

- ❑ Positive logic AND = Negative logic OR
- ❑ Positive logic OR = Negative logic AND

Characteristics of IC Logic Family

Fanout



Power dissipation



Propagation delay



가

Noise margin





Degree of integration

Component cost


IC Digital Logic Family

- ❑ RTL (Resistor Transistor Logic)
- ❑ DTL (Diode Transistor Logic)
- ❑ TTL (Transistor Transistor Logic) :
- ❑ ECL (Emitter Coupled Logic) :
- ❑ MOS (Metal Oxide Semiconductor) :
- ❑ CMOS (Complementary Metal Oxide Semiconductor) :
- ❑ I²L (Integrated Injection Logic) :
- ❑ BiCMOS

Diode Logic





Bipolar Transistor



Region	V_{BE} [V]	V_{CE} [V]	Current Relationship
Cutoff	< 0.6	Open circuit	$I_B = I_C = 0$
Active	$0.6 - 0.7$	> 0.8	$I_C = h_{FE} I_B$
Saturation	$0.7 - 0.8$	0.2	$I_B \gg I_C / h_{FE}$


RTL(Resistor Transistor Logic)

- ◆ L:0.2V, H:1.0-3.6V
- ◆ Power dissipation:12mW
- ◆ Propagation delay: 25ns
- ◆ Noise Margin: 0.4V
- ◆ Fanout= 5




DTL(Diode Transistor Logic)

- ◆ L:0.2V, H:4-5V
- ◆ Power dissipation:12mW
- ◆ Propagation delay: 30ns
- ◆ Noise margin: 1V
- ◆ Fanout: 8



- ◆ A,B,C 가 L
 $P=0.2+0.7=0.9V$
 Q1 ON P
 $P=0.7+0.7+0.7=2.1V$
 Q1 is OFF Y=5V
- ◆ A,B,C H
 Q1 is ON Y=0.2V


DTL






TTL(Transistor Transistor Logic)

TTL series name	Prefix	Fanout	Power dissipation [mW]	Propagation delay [ns]	Speed-Power product [pJ]
Standard	74	10	10	9	90
Low-power	74L	20	1	33	33
High speed	74H	10	22	6	132
Schottky	74S	10	19	3	57
Low-power Schottky	74LS	20	2	9.5	19
Advanced Schottky	74AS	40	10	1.5	15
Advanced low-power Schottky	74ALS	20	1	4	4


- ◆ TTL output
 - 1) Open-collector output
 - 2) Totem-pole output
 - 3) Tristate output




Open Collector TTL





Totem-Pole Output TTL




Schottky TTL





3-State TTL Gate



ECL(Emitter Coupled Logic)




ECL gates



$$(A+B)' + (C+D)'$$
$$= [(A+B)(C+D)]'$$

CMOS Logic Gates



CMOS

CMOS Logic Gate

Transmission Gates
